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ABSTRACT 
VLSI technology brought revolution in EDA industry. Fabrication of complicated system on a chip is possible by using 
reusable module called Intellectual Property (IP) core. IP cores that became an integral part of the electronic design 
industry influenced and had a rather significant and almost incomparable impact with respect to system designing in any 
chip. IP designs for any organization are imperative; contrary, IP designs that are shared can significantly cause high 
security risks. The majority of IP’s require time as well as effort for purposes of designing and verification, however there 
still remains the possibility of these being copied or minor modifications to hide proof of ownership. To overcome this 
problem watermarking technique is recommended for IP Core protection. Watermark insertion in multilevel increases the 
security of the system. In this paper the ownership information is inserted in state transition outputs of State Transition 
Graph employing hierarchical representation of Finite state Machine (FSM) and subsequently in the netlist level by 
embedding watermark in the delay between the states. Watermark insertion at two levels increases the security of the 
design. Signature generation uses cryptographic algorithm for enhancing the security of the IP core designs. The 
experimental results show that performance is improved. 
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1. INTRODUCTION 
           The process of sharing IP designs can raise many inherent security threats and risks and additionally conventional 
IP protection techniques consume a lot of time and sometimes costs make these unaffordable as stated in Cui and Chang 
[1]. In the year 2010, a German corporate security association show cased a report wherein huge amount was lost 
because of intellectual property theft Rajat and Swarup [2]. This kind of IP theft effects are twofold as firstly it caused a 
great revenue loss and simultaneously rewards the inventors or license owners that deliver goods and services on the 
basis of these, including jobs and work assignments that are associated with the losses. Hence IP design protection in 
VLSI is an area that is actively being researched in lieu of finding means and methods to safeguard IP.  
         The time to bring product into market is reduced due to IP core development considerably and resultantly products 
may be generated within specified duration of time. VLSI IP cores designer require assurance that their design will be 
protected and redistribution by illegal customer will be prevented. IP designs involve huge investment by companies; 
contrary though IP design sharing inherently poses high security risks.  Watermarking has proven to be quite useful in this 
regards and a technique that provides protection against unauthorized IP core usage.   
2. EXISTING METHODS 
          Oliveira [4] proposed the watermarking of sequential circuits. The fundamental nature of these approaches is to 
exploit unused input/output sequence or including new input/output sequences at the FSM representation of the design. 
This scheme has been proposed to implant watermarks in regular sequential functions by modifying the original function in 
a structured fashion. Watermarking of sequential parts of the design makes use of two different kinds which is used on 
adding new input/output sequences at the FSM representation as discussed by Torunoglu and Charbon [6]. The most 
important merit of both schemes is the capability of identifying the existence of the watermark even at all lower design 
levels. 
          Abdel-Hamid et al [7] proposed a method that uses the existing edges of the FSM and finds coinciding edges within 
the watermark that can be mapped into the original FSM.  A new FSM watermarking scheme by making the authorship 
information a non-redundant property of the FSM was proposed by Cui et al [8]. . Hierarchical state machines are finite 
state machines whose states themselves can be other form of another state machine .Girault et al [5] introduced a state 
charts model which is the first techniques for hierarchal representation of FSM (HFSM). A single state x at one level of the 
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hierarchy is taken as present in one of the several states of y or z at lower level of hierarchy. The author discussed that 
FSM’s can be concurrently combined. Hierarchical FSM can be embedded within a variety of concurrently model. The 
performance of the system is improved by combining FSM with concurrent models of computation  
           Abhishek et al [9] presented a methodology based on embedding ownership data as a segment of the IP design’s 
FSM. Watermarking approach additionally added number of states in STG which makes its design complex. Once FSM 
enters into a watermarked state it will move into next watermarked state irrespective of the input. In the FSM watermarking 
method proposed by Arunkumar and Shangari [10]the digital watermark bits are seamlessly introduced into the outputs of 
the existing and free transitions of STG to overcome the vulnerability attack and minimize the design error. The design 
protection at HDL level was discussed in [3,13]. Jilang Zhang [11,12]  discussed IP Protection using PUF. J.Kufel [14] 
proposed a method for watermarking soft IP .Carson[15] discussed  an another  method   called fingerprinting technique. 
IP protection by state encoding  is proposed by Edward  Jung in [16,17].Dong fong [18] discussed a gate level design 
protection. 
3. Hierarchical Representation of FSM 
           FSM is a mathematical model of computation used to design both computer program and sequential logic circuits .It 
is considered as an abstract machine with one of a finite number of states. The machine could be in only one state at a 
time which is called its current state. When initiated by a triggering event, the machine can change from one state to 
another which is called a transition. 
 Basic FSM have a large number of states and transitions which in turn makes the analysis tough. Hierarchical approach 
solves these problems.  A state in Hierarchical FSM may be furthermore refined into another FSM.  The outside FSM is 
called master and the inside FSM is called as slave. The state which does not have self loop is called atomic state. The 
state with self loop is called hierarchical state. The input sequence for the slave FSM is modeled to be a subset of input 
combination of its master FSM and also the output sequence for the slave FSM are a subset of the output signals from its 
master. For example, state 𝑆2 depicted in Fig.1 is refined into another FSM but the state 𝑆1 is not refined. Here 𝑎 and 𝑏 are 
input variables. The output variables are denoted by u and v. The master FSM consist of three states 𝑆1, 𝑆2, 𝑆3. 
 
  
                      Fig.1. Hierarchical FSM  
4.  PROPOSED METHODOLOGY 
           The watermarking is one of the techniques used for protecting the IP core designs. Signature generation uses 
cryptographic algorithm for enhancing the security of the IP core designs. 
4.1 Ordered Gate Level (OGL) Watermarking Approach 
  
         The proposed approach focuses on embedding IP designer data into versatile designs depicted in the form of state 
diagram. Hardware designs are generally formulated in a hierarchical manner wherein the main system model which is 
defined in one large block is represented in terms of sub blocks illustrated by smaller blocks and so on, until entire 
illustration of the system is completed. FSMs are nested inside other modules.   The response of hierarchical FSM is 
defined as follows: if the current state is not refined, the hierarchical FSM just acts as a fundamental FSM: If the current 
state is refined then the corresponding slave FSM responds and then the master FSM reacts. Thus, two transitions are 
activated and two actions are performed. Slave FSM generally have one entry point and one or more exist points.  
4.2 Signature Generation 
           AES and MD5 encryption algorithms are used for the generation of signature.  The string which denotes the IP core 
developer is encrypted using 128 bit AES algorithm. Then, the encrypted output is given as input to MD5 hash generation 
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input. The bits generated from MD5 are called as signature. The required 8/16/32/64 bit signature are generated from 128 
bits output of MD5 using digital logic box (DLB) as depicted in the Fig.2.  
 
Fig.2.Generation of 8/16/32/64 bit signature bits 
4.3 Watermark Insertion  
          The watermark insertion technique uses the existing and unused transitions in the FSM are used to insert the 
watermark information. For a completely specified FSM, extra input/output bits can be integrated to embed the data. In 
complex sequential designs, a number of such small FSMs exists which can be used to watermark the complete design by 
watermarking the entire or a selected subset of these FSMs. Original transitions can be exploited or additionally generated 
transitions can be used to hide the watermark. The algorithm of the proposed watermarking approach is given below. Let 
W denotes the watermarking bit and Y represents the output bits.  
 
Step 1:  Initiate any randomly chosen state 𝑆𝑖, 𝑆𝑖 ∈ 𝑆𝐴 where 𝑆𝑖 is current state and SA is atomic state 
Step 2: If  the single transition output matches with watermarking bits is found i.e., 
 W=Y  
The next state is 𝑆𝑗  
Step 3: If the output of more than one transition matching with watermarking bits are found, then a transition 
from 𝑆𝑖 to the next state with maximum number of free input combinations, will be chosen as 𝑡𝑖 which 
is the transition from source state 𝑆𝑖, to destination state 𝑆𝑗  
Step 4: If the signature sequence is not equivalent to any of the outputs i.e 𝑊 ≠ 𝑌, then the inputs of 𝑆𝑖 will be 
checked to detect if there is any free input that can be exploited to add an extra transition. Choose 
next state 𝑆𝑖 from the set of next state with the highest number of free input combinations. A new 
input/output pair, 𝑋𝑖/𝑂 𝑡𝑖 ,is added for the transition 𝑡𝑖. Else, a new edge directed from 𝑆𝑖 to 
𝑆𝑖+1labeled with 𝑋𝑖/𝑂 𝑡𝑖 ,will be generated in STG(M) for 𝑡𝑖 and 𝑂 𝑡𝑖 = 𝑌𝑖  
Step 5:   If the state 𝑆𝑖 is a hierarchical state, the entry point of the slave FSM is the newly reached state. The 
input and output bits fpr slave FSM are subset of input and output bits of hierarchical FSM which is 
determined in the following manner. 
 m = number of inputs in original FSM  
n = number of outputs in original FSM 
(i) For even number of input and even number of output bits, the subset of input consist of m/2 bits 
and subset of output consists of n/2 output bits. 
(ii) For even number of input and odd number of output bits, subset of input consist of 𝑚/2 inputs bits 
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Step 6: Compare the outputs transition of the newly reached slave state 𝑆𝑠 to the generated watermark 
signature and check if they coincide i.e. W=Y.   If the output transition 𝑡𝑖  is equal to Watermark bits, 
then 𝑡𝑖   will be considered part of the watermark sequence. The next state 𝑆𝑗  will be determined 
based on the transition used. In this scenario, the newly reached state is either an exit point or just 
another state in the slave FSM. 
AES Encryption 
MD5 hash 
8/16/32 /64 signature bits  
Digital logic block 
Message  
Key  
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Step 7:   If they reached state is not an exit point of the slave HFSM, the master state will be made to reside in 
the same state through the self loop transition. Only a part of the output transition, the slave part, will 
be considered in the watermark insertion. 
Step 8: If reached state is an exit point of the slave HFSM, the master state will be considered as an atomic 
state.  
Step 9:   The algorithm will loop until all the signature bits are embedded. 
 
  
       After the FSM is watermarked by above mentioned algorithm, the next level insertion continues. Watermark bit 
generated by Fig [2] are grouped by three bits and its decimal equivalent is calculated. Watermark insertion process at 
netlist level utilizes net time delays in the synthesized result. The large number of nets in the design provides sufficient 
room to embed long watermarks. In this method Non-critical nets are identified, and its   delay   𝑇𝑑   is compared with the 
watermark bit 𝑇𝑤 .The threshold value of delay  𝑇ℎ   is determined by the following formula 
𝑇ℎ =  
𝑇𝑚𝑖𝑛 +𝑇𝑚𝑎𝑥
2
     (1) 
Where 𝑇𝑚𝑖𝑛 = 0  and 𝑇𝑚𝑎𝑥 = 9 
 
Case 1:   𝑖𝑓 |𝑇𝑑 − 𝑇𝑤 | ≤ 𝑇ℎ   
         If the absolute value of the difference between the delay’s last digit and the watermark bit is less than the threshold, 
𝑇ℎ   then replace the delay’s last digit with the watermark bit. 
Case 2: 𝑖𝑓  𝑇𝑤 − 𝑇𝑑  > 𝑇ℎ   
           If the value of delay’s last digit is greater than the watermark bit then replace the delay’s last digit with delay’s last 
digit minus watermark bit. 
5. RESULTS AND DISCUSSION 
            The benchmark circuit is taken in .kiss2 format. In .kiss2 format i represent number of inputs, o represents number 
of outputs p represents number of product terms and s represents number of states. The sequential benchmark circuits 
are taken from IWLS’93 benchmark suite; MCNC and open cores are used. The circuits are analyzed for three different 
sizes of watermarks. The original benchmark circuits are shown in Table 1. Totally, 11 benchmark circuits are considered 
for the analysis. The proposed method is simulated using Modelsim SE 5.7g. 
            The overall performance of watermarking approach is analyzed by standard cell approach. The design is 
synthesized to the gate level using a 180 nm, 1.2 Volts, standard-cell CMOS technology using Cadence Encounter RTL 
Compiler. Cadence delivers innovative technologies from RTL to GDSII, while providing optimal performance, capacity, 
and quality of silicon for complex design closure, low power, mixed signal, advanced node, and signoff analysis. The RTL 
code is simulated through cadence nc-verilog simulator and functionally verified. Power consumed by proposed approach 
is shown in Fig 3. Fig.4 shows the time slack of proposed approach. It is clearly observed from the figure that power 
consumption by proposed method is very less and execution takes only less time. 


















bbara 4 2 60 10 
dk15 3 5 32 4 
dk17 2 3 32 8 
ex4 6 9 21 14 
s27 4 1 34 6 
s386 7 7 64 13 
ex1 9 19 138 20 
bbtas 2 2 24 6 
lion 2 1 11 4 
s1 8 6 107 20 
s208 11 2 153 18 
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Table 2.Performance of the proposed method for different watermarks 
Bench 
mark Circuits 
No of  cells occupied Cell area (nm
2
) 
16 bits 32 bits 64 bits 16 bits 32 bits 64 bits 
bbara 75 76 84 1324 1400 2252 
dk15 60 69 97 1227 1341 2417 
dk17 138 135 127 2588 2501 2438 
ex4 75 94 115 1796 1989 2289 
s27 36 37 36 699 699 699 
s386 124 141 147 2458 2628 2714 
ex1 296 312 316 5362 5375 5462 
bbtas 59 65 76 1205 1263 1477 
lion 19 19 20 372 376 378 
s1 141 143 143 2795 2835 2835 
s208 157 167 167 3112 3310 3310 
 
   
 
Fig.3. Power consumed by proposed approach        Fig.4. Time slack by proposed     approach 
                           for 64 bit watermark                                                       for 64 bit watermark 
6. CONCLUSION 
           The proposed approach using watermark at two levels provides a high degree of protection and offers simple and 
not tending to spread undesirably copy detection and FSM is extremely flexible to all imaginable watermark removal 
attacks. The redundancy in the FSM has been efficiently used to reduce the embedding overhead. From the results it is 
observed that the proposed approach provides a robust solution for IP protection. The results sustain the objective of 
minimizing the impact of watermark insertion on the circuit performance and the area overhead. 
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